


Fig. 1









Fig. 3A











Fig. 4A




```
9/22
              ENTITY FXUCHK IS
                       PORT(
                                      SIN
                                                                   IN std ulogic;
                                      QIN
                                                                   IN std_ulogic;
                                      RIN
                                                                   IN std ulogic;
                                      clock
                                                                   IN std ulogic;
                                      fails
                                                                   OUT std_ulogic_vector(0 to 1);
                                                                   OUT std ulogic vector(0 to 2);
                                      counts
                                                                   OUT std ulogic vector(0 to 1);
                                      harvests
                                );
           --!! BEGIN
--!! Design Entity: FXU;
4 5 3 

-:! S IN => B.C.S;
--!! Q IN => A.Q;
--!! R IN => R;
--!! CLOCK => clock;
--!! End Inputs
4 5 4 


--!! Fail Outputs;
--!! 0 : "Fail message for failure event 0";
--!! 1 : "Fail message for failure event 1";
--!! End Fail Outputs;
                                                                                                                                      -440
                                                                                         -451
455 = -!! Count Outputs;
--!! 0: <event0 > clock;
--!! 1: <event1 > clock;
--!! 2: <event2 > clock;
--!! End Count Outputs;
4 5 6 

--!! Harvest Outputs;
--!! 0 : "Message for harvest event 0";
--!! 1 : "Message for harvest event 1";
--!! End Harvest Outputs;
457 ⟨ --!! End;
              ARCHITECTURE example of FXUCHK IS
              BEGIN
                      ... HDL code for entity body section ... > 458
              END;
```

Fig. 40



11/22 FPU:FPU0 -482 FXU:FXU1 T0P:T0P ပ္ပ FXU:FXU0 A:A FPUCHK Σ FXUCHK









Fig. 5B

14/22










Fig. 8A
Prior Art




Fig. 8B Prior Art

```
ENTITY FSM IS
    PORT(
              ....ports for entity fsm....
          );
    ARCHITECTURE FSM OF FSM IS
    BEGIN
              ... HDL code for FSM and rest of the entity ...
              fsm state(0 to 2) < = ... Signal 801 ...
     853 < --!! Embedded FSM: examplefsm;
                           : (fsm_clock);
      859 √ --!! clock
     8 5 4 -{ --!! state_vector : (fsm_state(0 to 2));
      855 √ --!! states
                        : (S0, S1, S2, S3, S4);
                                                                       -852 ≻860
     856 -{ --!! state_encoding : ('000', '001', '010', '011', '100');
                             : (S0 = > S0, S0 = > S1, S0 = > S2,
             --!! arcs
                               (S1 = > S2, S1 = > S3, S2 = > S2,
                               (S2 = > S3, S3 = > S4, S4 = > S0);
     858 √ --!! End FSM;
    END;
```

Fig. 8C





Fig. 9



<instantiation identifier>. < instrumentation entity name>. < design entity name>. < eventname>

Fig. 10B

X1 B3 X COUNT1 X1.2 B1 Z COUNT1 X1.2 B2 Z COUNT1 X2.2 B1 Z COUNT1 X2.2 B1 Z COUNT1 X2.2 B1 Z COUNT1 X2.2 B1 Z COUNT1 X2.2 B2 Z COUNT1 X2.2 B2 Z COUNT1 X2.2 B2 Z COUNT1 X2.2 B1 Z COUNT1 Z COUNT1 X2.2 B1 Z COUNT1 Z COUNT Z CO					Fi						
030 B3 B3 B4 B4 B1	C1032 C1034 (× 1040	COUNT1 71041	COUNT1 71042	١.	١.	١.	١.	COUNT1 71047	COUNT1 71048	COUNT1
030 B3 B3 B4 B4 B1		~	×	7	7	×	7	7	>	7	7
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		~	83	8	B2	B 3	B	B2	84	B	B2
		~	×	X1.Z	X1.Z	X	X2.Z	X2.Z	>	γ.Ζ	γ.2

<instantiation identifier>. < design entity name>. < eventname> f 1030

Fig. 10D